Admin: Created page with "You can manipulate the internal register values directly from BASCOM. They are also reserved words. Each register acts like a memory location or program variable, except that ..."

2013-02-13T12:14:12Z

Created page with "You can manipulate the internal register values directly from BASCOM. They are also reserved words. Each register acts like a memory location or program variable, except that ..."

New page

You can manipulate the internal register values directly from BASCOM. They are also reserved words. Each register acts like a memory location or program variable, except that the bits of each byte have a special meaning. The bits control how the internal hardware functions, or report the status of internal hardware functions.  Read the data sheet to determine what each bit function is for.

 

The internal registers for the AVR90S8515 are : (other processors are similar, but vary)
<div style="padding: 0px; margin: 0px 0px 0px 4px;">
{| width="555" cellspacing="0" cellpadding="1" border="1" style="border: 2px solid rgb(0, 0, 0); border-spacing: 0px; border-collapse: collapse;"
|- style="vertical-align: top;"
| valign="top" width="12%" bgcolor="#ffff99" style="width: 63px; background-color: rgb(255, 255, 153); border: 1px solid rgb(0, 0, 0);" |
Addr.

| valign="top" width="100%" bgcolor="#ffff99" style="width: 483px; background-color: rgb(255, 255, 153); border: 1px solid rgb(0, 0, 0);" |
Register

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$3F

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
SREG I T H S V N Z C

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$3E

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
SPH  SP15 SP14 SP13 SP12 SP11 SP10 SP9 SP8

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$3D

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
SPL  SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$3C

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$3B

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
GIMSK  INT1 INT0 - - - - - -

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$3A

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
GIFR  INTF1 INTF0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$39

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
TIMSK  TOIE1 OCIE1A OCIE1B - TICIE1 - TOIE0 -

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$38

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
TIFR  TOV1 OCF1A OCF1B -ICF1 -TOV0 -

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; height: 16px; border: 1px solid rgb(0, 0, 0);" |
$37

| valign="top" width="100%" style="width: 483px; height: 16px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$36

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$35

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
MCUCR  SRE SRW SE SM ISC11 ISC10 ISC01 ISC00

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$34

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$33

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
TCCR0  - - - - - CS02 CS01 CS00

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$32

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
TCNT0  Timer/Counter0 (8 Bit)

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$31

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$30

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$2F

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
TCCR1A  COM1A1 COM1A0 COM1B1 COM1B0 - -PWM11 PWM10

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$2E

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
TCCR1B  ICNC1 ICES1 - - CTC1 CS12 CS11 CS10

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$2D

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
TCNT1H  Timer/Counter1 - Counter Register High Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$2C

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
TCNT1L  Timer/Counter1 - Counter Register Low Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$2B

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
OCR1AH  Timer/Counter1 - Output Compare Register A High Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$2A

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
OCR1AL  Timer/Counter1 - Output Compare Register A Low Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$29

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
OCR1BH  Timer/Counter1 - Output Compare Register B High Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$28

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
OCR1BL  Timer/Counter1 - Output Compare Register B Low Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$27

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$26

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$25

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
ICR1H  Timer/Counter1 - Input Capture Register High Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$24

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
ICR1L  Timer/Counter1 - Input Capture Register Low Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$23

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$22

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$21

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
WDTCR  - - - WDTOE WDE WDP2 WDP1 WDP0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$20

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$1F

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved  - - - - - - - EEAR8

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$1E

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
EEARL  EEPROM Address Register Low Byte

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$1D

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
EEDR  EEPROM Data Register

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$1C

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
EECR  - - - - - EEMWE EEWE EERE

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$1B

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
PORTA  PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$1A

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
DDRA  DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$19

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
PINA  PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$18

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
PORTB  PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$17

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
DDRB  DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$16

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
PINB  PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$15

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$14

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
DDRC  DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$13

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
PINC  PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$12

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$11

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
DDRD  DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$10

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
PIND  PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$0F

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
SPDR  SPI Data Register

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$0E

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
SPSR  SPIF WCOL - - - - - -

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$0D

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
SPCR  SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$0C

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
UDR  UART I/O Data Register

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$0B

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
USR  RXC TXC UDRE FE OR - - -

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$0A

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
UCR  RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$09

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
UBRR  UART Baud Rate Register

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$08

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
ACSR  ACD - ACO ACI ACIE ACIC ACIS1 ACIS0

|- style="vertical-align: top;"
| valign="top" width="12%" style="width: 63px; border: 1px solid rgb(0, 0, 0);" |
$00

| valign="top" width="100%" style="width: 483px; border: 1px solid rgb(0, 0, 0);" |
Reserved

|}
</div>
 

 

The registers and their addresses are defined in the xxx.DAT files which are placed in the BASCOM-AVR application directory.

 

 

The registers can be used as normal byte variables.

 

PORTB = 40 will place a value of 40 into port B.

 

 

Note that internal registers are reserved words. This means that they can't be dimensioned as BASCOM variables!

 

 

So you can't use the statement DIM SREG As Byte because SREG is an internal register.

 

You can however manipulate the register with the SREG = value statement, or var = SREG statement.

{{Languages}}

[[Category:BASCOM_HARDWARE]]

AVR Internal Registers - Revision history

Admin: Created page with "You can manipulate the internal register values directly from BASCOM. They are also reserved words. Each register acts like a memory location or program variable, except that ..."